



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	. CONFIRMATION NO.		
09/675,067	09/28/2000	Samson X. Huang	884.326US1	2844		
75	590 10/01/2003					
Schwegman, Lundberg, Woessner & Kluth, P.A. P. O. Box 2938			EXAMINER			
			ALPHONSE, FRITZ			
Minneapolis, M	Minneapolis, MN 55402			,		
			ART UNIT	PAPER NUMBER		
			2675			
			DATE MAILED: 10/01/2003 //			

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 09/675,067 Applicant(s)

Examiner

Art Unit

Huang

2675



		Fritz Alphonse	2675	
	The MAILING DATE of this communication appears	on the cover sheet with the corres	spondence addre	ss
	for Reply			
THE N - Extens mailing - If the p - If NO p - Failure - Any re	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION. ions of time may be available under the provisions of 37 CFR 1.136 (a). In a date of this communication. period for reply specified above is less than thirty (30) days, a reply within the period for reply is specified above, the maximum statutory period will apply to reply within the set or extended period for reply will, by statute, cause the ply received by the Office later than three months after the mailing date of	n no event, however, may a reply be timely filed the statutory minimum of thirty (30) days will b and will expire SIX (6) MONTHS from the mailin the application to become ABANDONED (35 U.S	efter SIX (6) MONTH: e considered timely. ng date of this commun S.C. § 133).	
Status	patent term adjustment. See 37 CFR 1.704(b).			
1) 💢	Responsive to communication(s) filed on Jun 30, 2	2003		
2a) 💢	This action is FINAL . 2b) ☐ This ac	tion is non-final.		
3) 🗌	Since this application is in condition for allowance closed in accordance with the practice under Ex pa			merits is
Disposi	tion of Claims			
4) 💢	Claim(s) <u>1-25</u>	is/are	pending in the	application.
4	la) Of the above, claim(s)	is/ar	e withdrawn fro	om consideration.
5) 🗆	Claim(s)		is/are allowed.	
6) 💢	Claim(s) <u>1-25</u>		is/are rejected.	
7) 🗌	Claim(s)	Webs to	is/are objected	to.
8) 🗌	Claims	are subject to restric	ction and/or elec	ction requirement.
Applica	ition Papers		,	
9) 🗌	The specification is objected to by the Examiner.			
10)	The drawing(s) filed on is/are	e a) \square accepted or b) \square objecte	ed to by the Exa	ıminer.
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).
11)	The proposed drawing correction filed on If approved, corrected drawings are required in reply		b)□ disapprov	ed by the Examiner.
12)	The oath or declaration is objected to by the Exam	niner.		
Priority	under 35 U.S.C. §§ 119 and 120			
13)	Acknowledgement is made of a claim for foreign p	priority under 35 U.S.C. § 119(a)	-(d) or (f).	
a)	☐ All b)☐ Some* c)☐ None of:			
	1. Certified copies of the priority documents have	ve been received.		
	2. Certified copies of the priority documents have			·
	 Copies of the certified copies of the priority of application from the International Bure ee the attached detailed Office action for a list of the 	eau (PCT Rule 17.2(a)).	this National S	tage
14)	Acknowledgement is made of a claim for domestic		(6)	
a) [- 1			
15)	Acknowledgement is made of a claim for domestic			
Attachm				
	ctice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper	No(s)	
	otice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Application	(PTO-152)	
Inf ∐ (د	formation Disclosure Statement(s) (PTO-1449) Paper No(s).	6) Other:		

Art Unit: 2675

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-6, 9-15 and 20, 24-25, are rejected under 35 U.S.C. 102(b) as being anticipated by Nishikawa (U. S. Pat. No. 5,805,604).

As to independent claims 1, 9, 15 and 20, Nishikawa discloses a memory device 11 a with input and output data bus having a least significant bit and a plurality of non-least significant bits (see fig. 2, input and output to memory 11 a).

A first repair router is disclosed by "Rearranging Circuit" 12 with LSB input X0 and plural non-significant bit inputs X3 thru X1 and output data bus connected to memory 11 a. The Rearranging Circuit of Nishikawa routes any of the non-least significant bits to the least significant bit of the memory device, for example, see fig. 2 in which the most significant bit X3 has been routed to the position of the least significant bit (memory portion D). Nishikawa teaches about a location to discard defective LSB (i.e., Nishikawa teaches that when there is a defect in a bit, other than the LSB, respective bits are rearranged so that the LSC is stored in the defect region). See col. 6, lines 10-15.

Further, as to independent claim 15, Nishikawa discloses the bits can represent image data, which are inherently pixels, see col. 5, line 41.

Art Unit: 2675

Further, as to independent claim 20, Nishikawa discloses second repair router as "Rearranging Circuit" 13 wherein the first and second repair routers (Rearranging Circuits 12 and 13) route image bits as a function of defects in the memory 11 a. As to the routers include "internal routing circuitry to utilize any non-least significant bit of the memory device as a least significant bit", this is shown in fig. 2 wherein the defective memory location was section A (memory 11 a) and the least-significant bit "X0" has been routed to this location and the bit "X0", which previously corresponded to this location has been routed to the least-significant bit location D.

As to claim 2, a next-to-least significant bit of the memory device input data bus is disclosed as shown by the example in Table, error pattern 1100 wherein X1 next to LSB is utilized.

As to claims 3, 12, 13 and 14, see discussion above directed to the second repair router (Rearranging Circuit 13). As shown in fig. 2, the second repair router 13 reverses the routing performed by the first repair router, e.g., X3, X2, X1, X0 enters repair router 12 and X0, X2, X1, X3 is output by repair router 12 and the second repair router 13 has X0, X2, X1, X3 enter the second repair router followed by the reverse ordering of the routing performed by repair router 12, i.e., X3, X2, X1, X0 is output by repair router 13.

As to claims 4, 5, 10 and 11, see fig. 9 with decoder 21 and ranges Am, Bm, and Cm where m is from 0-7 see col. 11, lines 12-60.

As to claim 6, Nishikawa discloses the bits can represent image data, which are inherently pixels, col. 5, line 41.

Art Unit: 2675

As to claims 24-25, Nishikawa teaches about a location to discard a next-to-least significant bit of the first repair router data bus (col. 6, lines 10-15)

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 7-8 and 16-19 and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishikawa as applied to claims 6 and 15 above, and further in view of Kondo (U.S. Pat. No. 5,153,574).

Nishikawa is directed to an apparatus and method for handling memory defects by routing non-least significant image bits to least-significant image bit locations in memory.

Nishikawa does not teach a second and third memory device along with a second and third pair of repair routers. Nishikawa is also silent as to the type of display in which his images are displayed, i.e., Nishikawa does not teach a silicon light modulator.

Kondo teaches an interface for a thin display which can include a liquid crystal display (col. 1, lines 9-11) which is the same as the silicon light modulator described by Applicant on page 1, lines 9-10 of the specification. Kondo includes three memory devices (RAMs 211, 212, and 213) for storing red, green and blue pixel data, see col. 3, lines 13-15.

It would have been obvious to use the memory defect routing of Nishikawa in a LCD display system with three memory for color display. This would have been obvious as suggested

Art Unit: 2675

by Nishikawa wherein Nishikawa's device is used for image data, "A rearranging circuit 12 has a function to rearrange respective bits representing image data...", col. 5, lines 40-41 of Nishikawa.

Further, since Nishikawa is directed at providing a method and apparatus to mitigate memory defects without requiring the extra overhead of spare memory, it would have been obvious to include the rearranging circuits (i.e., rerouting circuitry) to the device of Kondo so as not to require extra memory and to require a change in the size of the memory. As combined, the system of Kondo and Nishikawa would simply add the input rearranging circuits 12 (first repair router) of Nishikawa to each of the inputs of memories 211, 212 and 213 of Kondo and add the output rearranging circuits 13 (second repair router) of Nishikawa on the outputs of memories 211, 212, and 213 of Kondo.

As directed to claims 6, 7, 17, 18 and 23, the combined system of Kondo and Nishikawa includes a three separate color memories, each with a pair of repair router circuitry. As to claims 16 and 21, the system of Kondo includes an interface for a liquid crystal display which is the same as the claimed silicon light modulator and as to claim 21, the use of a reflective electrode is well known in the art and would be obvious to use in a liquid crystal device without a back-light, i.e., these type of LCD displays are typical in watches or front lit displays, examiner will provide references if desired.

As to claims 19 and 22, Nishikawa shows groupings as shown in the control of fig. 8, see also fig. 11 wherein the bits are grouped into 4 groups of 4 bits.

Response to Arguments

5. Applicant's arguments filed 6/30/03 have been fully considered but they are not persuasive.

Art Unit: 2675

On page 8 of Remarks, applicant submits that the Office Action has applied Nishikawa (U.S. Pat. No. 5,805,604) in the rejections, but Nishikawa does not appear to be of record.

The examiner respectfully accepts the applicant's remark. The reference, therefore, has been made of record and included in the Form 892 of this Office Action mailed to the applicant.

On page 9 of Remarks, applicant argues that Nishikawa does not show all of the elements recited in claims 1, 2-6, 9-15 and 20.

Claims 1-6, 9-15 and 20, 24-25, are rejected under 35 U.S.C. 102(b) as being anticipated by Nishikawa (U. S. Pat. No. 5,805,604).

In that respect, the examiner disagrees with applicant's statement. First, applicant does not mention the elements recited in the claims that Nishikawa does not really show. Second, the examiner respectively refers the applicant back to the rejection above because all the limitations of claims 1, 2-6, 9-15 and 20 are fully addressed in the Office Action. In addition, Nishikawa clearly teaches about the limitations in claims 1, 2-6, 9-15 and 20 of the application presented for examination.

Conclusion

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2675

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the mailing

date of this final action.

7. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fritz Alphonse whose telephone number is (703)-308-8534. The

examiner can normally be reached on M-F, 8:30-6:00, Alt. Mondays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Steven J Saras can be reached on (703)-305-3900.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

Or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive,

Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703)-306-0377

Fritz Alphonse

Art Unit 2675

September 22, 2003

STEVEN SARAS

STEVEN STATE EXAMINER

TECHNOLOGY CENTER 2600

Page 7